


**A performance-oriented  
implementation of the  $\beta$   
machine**

## $\beta$ Machine: instruction formats (review)


All operations of the  $\beta$  Machine (except those accessing the main memory) are performed on registers.

There are two possible instruction formats :

- The format without a literal



- The format with a literal



## $\beta$ Machine : arithmetic instructions (review)

Without a literal		With a literal	
Opcode	name	Opcode	name
$0x20$	ADD	$0x30$	ADDC
$0x21$	SUB	$0x31$	SUBC
$0x22$	MUL	$0x32$	MULC
$0x23$	DIV	$0x33$	DIVC

ADD( $R_a, R_b, R_c$ ) :       $PC \leftarrow PC + 4$   
                                  $Reg[R_c] \leftarrow Reg[R_a] + Reg[R_b]$

ADDC( $R_a, literal, R_c$ ) :  $PC \leftarrow PC + 4$   
                                  $Reg[R_c] \leftarrow Reg[R_a] + SEXT(literal)$

SEXT( $literal$ ) represents the value contained in the instruction extended from 16 to 32 bits, the sign being preserved.

The definitions of SUB, MUL and DIV are similar.

## $\beta$ Machine : memory access instructions (review)

Opcode	name
$0x18$	LD
$0x19$	ST

LD( $R_a$ ,literal, $R_c$ ) :  $PC \leftarrow PC + 4$   
 $EA \leftarrow \text{Reg}[R_a] + \text{SEXT}(\text{literal})$   
 $\text{Reg}[R_c] \leftarrow \text{Mem}[EA]$

ST( $R_c$ ,literal, $R_a$ ) :  $PC \leftarrow PC + 4$   
 $EA \leftarrow \text{Reg}[R_a] + \text{SEXT}(\text{literal})$   
 $\text{Mem}[EA] \leftarrow \text{Reg}[R_c]$

EA is called the “effective address” .

## $\beta$ Machine : memory access instructions II (review)

Opcode	name
$0x1F$	LDR

LDR(label,Rc) :  $PC \leftarrow PC + 4$   
 $EA \leftarrow PC + 4 \times \text{SEXT}(\text{literal})$   
 $\text{Reg}[Rc] \leftarrow \text{Mem}[EA]$

In LDR, the instruction given to the assembler contains a label. (label). In the assembled instruction, the literal is computed from the label as follows

$$\text{literal} = ((\text{OFFSET}(\text{label}) - \text{OFFSET}(\text{current inst.})) \div 4) - 1$$

## $\beta$ Machine : branch instructions (review)

Opcode	name
$0x1B$	JMP

JMP( $R_a, R_c$ ) :  $PC \leftarrow PC + 4$   
 $EA \leftarrow \text{Reg}[R_a] \& 0x\text{FFFFFFFC}$   
 $\text{Reg}[R_c] \leftarrow PC$   
 $PC \leftarrow EA$

The 2 least significant bits of  $R_a$  are set to 0 to force the address to be a word address. The address of the instruction following the JMP is saved in  $R_c$ .

## $\beta$ Machine : branch instructions II (review)

Opcode	name
$0x1D$	BEQ/BF
$0x1E$	BNE/BT

BEQ( $R_a$ , label,  $R_c$ ) :  $PC \leftarrow PC + 4$   
 $EA \leftarrow PC + 4 \times \text{SEXT}(\text{literal})$   
 $\text{TMP} \leftarrow \text{Reg}[R_a]$   
 $\text{Reg}[R_c] \leftarrow PC$   
**if**  $\text{TMP} = 0$  **then**  $PC \leftarrow EA$

In BEQ, the instruction given to the assembler contains a label. In the assembled instruction, the literal is computed as follows

$$\text{literal} = ((\text{OFFSET}(\text{label}) - \text{OFFSET}(\text{current inst.})) \div 4) - 1$$

BNE is similar to BEQ except that the test is “different from 0”

TMP is used because  $R_a$  and  $R_c$  could be the same register.

## An implementation of the $\beta$ machine that does not use micro-code


The goal is to execute instructions within a single clock cycle. For doing this, one proceeds as follows.

- Several data transfer paths are used in order to make simultaneous transfers possible.
- Most elements then have their input connected to a multiplexer, making it possible to select a source among several.
- *Three port* registers are used. These allow two read and one write operation to be executed simultaneously (at the next clock transition).
- The goal of the control logic is then then to select the input of the various elements and to choose the function computed by the ALU.
- The data memory and the instruction memory are viewed as separate (caches).



## An implementation of the $\beta$ machine that does not use micro-code (continued)

- The following slide presents the general schema of an implementation of the  $\beta$  machine that does not use micro-code.
- *Exceptions* upon which PC + 4 is saved in XP (register 30) and control jumps to a predefined address are taken into account.
- Supervisor mode is not implemented.
- Virtual memory is not taken into account (one can assume that the caches work with virtual addresses).



## The $\beta$ machine without micro-code : the signals

Xadr	address of the interrupt handler.
ILLOP	address of the illegal operation handler
JT	target of a JMP instruction (jump target)
PCSEL	PC source selection
RA2SEL	selection of the second register read address
WASEL	selection of the register write address
XP	exception register (30)
WERF	Write Enable Register File
Z	0 test of the first register output
A(B)SEL	ALU A (B) input selection
WDSEL	register write data selection
ALUFN	ALU function selection
Wr	"Write" mode for the data memory

## The $\beta$ machine without micro-code : the control logic

This logic can be implemented with a ROM or a PLA.

	OP	OPC	LD	ST	JMP	BEQ	BNE	LDR	ILLOP	trap
ALUFN	F(op)	F(op)	"+"	"+"	-	-	-	"A"	-	-
WERF	1	1	1	0	1	1	1	1	1	1
BSEL	0	1	1	1	-	-	-	-	-	-
WDSEL	1	1	2	-	0	0	0	2	0	0
Wr	0	0	0	1	0	0	0	0	0	0
RA2SEL	0	-	-	1	-	-	-	-	-	-
PCSEL	0	0	0	0	2	Z==1	Z==0	0	3	4
ASEL	0	0	0	0	-	-	-	1	-	-
WASEL	0	0	0	-	0	0	0	0	1	1

## The $\beta$ machine without micro-code : performance?

- The implementation we have described executes an instruction per clock cycle, but the cycles have to be quite long.
- Indeed, a cycle has to be long enough for the successive stabilization of the instruction memory, the registers, the ALU, that data memory.
- The solution is to organize the implementation as a *pipeline*