

Computation Structures — Tutorial 1

September 15, 2015

Contact Information

- Practice session by Romain Mormont
- r.mormont@ulg.ac.be, Office I.128 (B28).
- <http://www.montefiore.ulg.ac.be/~rmormont/?rpath=info0012>

Microcode for ULG01

1. Give symbolic ULg01 microcode for instruction `OR(Ra, Rb, Rc)`.
2. Give symbolic ULg01 microcode for instruction `SWAPIFZ(Ra,Rb,Rc)`. When contents of register `Rc` is 0, this instruction swaps contents of `Ra` and `Rb` registers. Otherwise, it has no effect.
3. Combine `LD(Ra,Lit,Rd)` and `JMP(Rd,Rc)` in a single instruction. This new instruction `JMPI(Ra, Lit, Rc)` directs the program to an address found in memory at the address `Ra + Lit`. Register `Rc` shall receive the address of the instruction immediately following the `JMPI` we're executing. Provide the symbolic ULg01 microcode for `JMPI(Ra, Lit, Rc)`

4. Give symbolic ULg01 microcode for the following instruction:

```
BUZ(Ra,Lit,Rc): PC <- PC + 4
                EA <- PC + 4 * SEXT(Lit)
                TMP <- Reg[Ra]
                Reg[Rc] <- PC
                if TMP < 0 then PC <- EA
```

This instruction saves the program counter's value in register `Rc` and branches `Lit` instructions away iff the contents of register `Ra` is negative (**U**nder **Z**ero).

5. Give symbolic ULg01 microcode for the following instruction:

```
JMPODD(Ra, Rb, Rc): PC <- PC + 4
                   TMP <- Reg[Rb] % 2
                   EA <- Reg[Ra] & 0xFFFFFFFF
                   Reg[Rc] <- PC
                   if TMP = 1 then PC <- EA
```

Where `a % b` is the modulo operator, computing the remainder of integer division of `a` by `b`. Note that the ALU has no support for `A*B`, `A/B` nor `A%B`