## Computation Structures - Tutorial 13

December 11, 2018

1. Open book, Q1, 01/2018 - We introduce the instruction IND_SWAPIF (Rc, Rb, Ra). This instruction conditionally swaps the values found in memory at the address $\operatorname{Mem}[\operatorname{Reg}[R a]]$, which we will call the effective address (EA), with the value contained in the register Rc. The condition for the swap to take place is that $\operatorname{Reg}[\mathrm{Rb}]$ is strictly greater than Mem [EA].
```
IND_SWAPIF(Rc, Rb, Ra): PC <- PC + 4
    EA <- Mem[Reg[Ra]]
    TMP <- Mem[EA]
    if TMP < Reg[Rb] then;
    SWAP(Reg[Rc], Mem[EA])
```

(a) Implement the microcode of IND_SWAPIF for ULg02 in supervisor mode.
(b) On Ulg02, are the microcodes of IND_SWAPIF in supervisor and user mode different? Explain.
(c) Can this instruction be implemented on ULg03 in user mode? And in supervisor mode ? Explain.
2. Open book, Q2, 01/2018 - Consider the ssort() function that sorts an array given a pointer to the first element of this array and its size.

```
void swap(int* a, int* b) {
    int tmp =*a;
    *a}=*\textrm{b}
    *b}=\textrm{tmp}
}
int divceil(int a, int b) {
    int div =a/b;
    if (a % b != 0) {
        return div + 1;
    } else {
        return div;
    }
}
void ssort(int* array, int size) {
    if (size <= 1) {
        return;
    }
    if (array[0] > array[size - 1]) {
        swap(array, array + size - 1);
    }
    if (size > 2) {
        int onethird = size / 3;
        int twothird = divceil(2 * size, 3);
        ssort(array, twothird);
        ssort(array + onethird, size - onethird);
        ssort(array, twothird);
    }
}
```

(a) Translate this function to $\beta$-assembly code.
(b) Represent the largest content of the stack that occurs if the main program just contains a call to ssort on the array [4, 7, 2, 9] of size 4.
3. Closed book, Q3, 01/2018 - Check whether each of the four programs below runs as expected on the performance-oriented $\beta$-machine with a 4 -stage pipeline (see Figure 1 on the next page). If it does not: explain why, give a possible (hardware or software) solution and its advantages and drawbacks. You must provide a different solution for each program that would not be executed correctly.
(a) $1 \mathrm{ADD}(\mathrm{R} 3, \mathrm{R} 7, \mathrm{R} 8)$
2 ADD (R1, R2, R3)
$3 \operatorname{MULC}(\mathrm{R} 3,4, \mathrm{R} 4)$
4 LD(R4, 0, R6)
5 ST(R6, 4, R4)
(c) $1 \mathrm{LD}(\mathrm{R} 1,0, \mathrm{R} 2)$
2 LD(R1, 4, R3)
3 LD(R1, 8, R4)
4 ADDC(R2, 1, R2)
$5 \operatorname{ADDC}(\mathrm{R} 3,1, \mathrm{R} 3)$
(b) $1 \mathrm{LD}(\mathrm{R} 5,12, \mathrm{R} 5)$
$2 \operatorname{ADD}(\mathrm{R} 2, \mathrm{R} 5, \mathrm{R} 5)$
3 MUL(R2, R3, R7)
(d) $1 \operatorname{ADDC}(\mathrm{R} 2,5, \mathrm{R} 3)$
$2 \operatorname{ADD}(\mathrm{R} 6, \mathrm{R} 2, \mathrm{R} 4)$
$4 \operatorname{MULC}(R 5,4, R 6)$
3 MULC(R5, 4, R17)
4 LD(R17, 0, R6)

You may use the diagram on the next page to describe any hardware solution you propose, but do write your name on it !

Name:
Surname:
ULg ID:


Figure 1: The performance-oriented $\beta$-machine with a 4 -stage pipeline

